

Setup & Hold Time

Electrical Engineering

The two timing windows around a clock edge, and the very different fixes each needs.

Data must be stable for the setup time before a clock edge and for the hold time after it.

$$T_{\text{clk}} \geq t_{\text{cq}} + t_{\text{logic}} + t_{\text{setup}} + t_{\text{skew}}$$

0.4 + 3.2 + 0.3 ns

Ignoring skew.

3.9 ns per cycle

Maximum clock

$1 \div 3.9 \text{ ns}$.

About 256 MHz

Hold violation

Not a slower clock.

Add path delay

THE COMMON MISTAKE

✗ **Slowing the clock to fix a hold violation**

✓ **Adding delay to the offending short path**

Hold time depends on the fastest path after an edge, not on the clock period, so a slower clock changes nothing at all.

Violating either window risks metastability. Synchronising an asynchronous input takes two flip-flops in series, never one.